In this study, p-MOSFETs in floating current source circuit are converted to dynamic threshold voltage MOSFET structure and a second order notch filter application is carried out by using the DTMOS based FCS circuit. The proposed model is simulated in LTSPICE simulator by using Taiwan Semiconductor Manufacturing Company 0,18μm CMOS technology. DTMOS structure allows the operation of the circuit at lower power about 4,95nW. Operating frequency of notch filter consisting of the DTMOS-FCS circuit is set up to suppress the undesirable effects of power-line interference on the electrocardiograph signals.
Introduction
Electrocardiograph (ECG) signals are exposed to distortion by several noise sources such as electric power system and recording electrodes [1, 2] . And power-line interference (PLI) (centered at 50/60 Hz) is a major problem during the recording of the ECG signals. Therefore, suppression of the PLI components from the ECG signals is required. This suppression can be executed via different types of notch filters [2, 3] .
On the other hand, advances in technology lead to increase the demand for low power consumption and lower dimensional devices. Low power applications are provided at lower dimensional devices. By this way, decreasing channel length gives rise to the leakage current problems. In order to minimize leakage currents, threshold voltage cannot be held below a certain limit in regular MOSFETs [4, 5] . As a result, dynamic threshold voltage MOSFET (DTMOS) structure offers an opportunity for ultra low voltage applications [6, 7] . Floating Current Source structure has been firstly proposed as output stage of current-mode feedback amplifier (CFA) [8] . Some benefits of this structure are as follows; succession of output currents for any input, unaffected by transistor matching, low total harmonic distortion [8] . All of these benefits show that FCS isn't only an output stage for CFA but also takes place in various studies such as non-feedback differential amplifier, full-wave rectifier, negative second generation current conveyor, and filter operation [9] [10] [11] [12] .
In this study, p-MOSFETs in FCS circuit are converted to DTMOS. In addition, a second order notch filter is constructed using the DTMOS-FCS circuit, and the proposed filter circuit can be used to suppress the PLI components from the ECG signals.
DTMOS Structure
Regular MOSFETs are converted to DTMOS by connecting the bulk and gate in standard CMOS manufacturing process [6, 7] . DTMOS structure and its circuit symbol are shown in Figure 1 . As mentioned in previous section, DTMOS structure allows ultra low power applications. This is achieved by applying forward bias to body-source junction in order to reduce threshold voltage (VTH) of DTMOS (Equation-1) [6, 7] . By reduction of threshold voltage, inversion charge (QN) is increased (Equation-2). So, larger inversion charge leads to a higher current drive in DTMOS in comparison to the regular MOSFETs [6, 7] . symbol [5] .
where γ is the body effect parameter. VFB and VBS represent the flat band voltage and bulk to source voltage, respectively. ΦB is inversion layer potential.
where COX is the oxide capacitance and VG is the gate voltage.
DTMOS based FCS Circuit
FCS circuit possesses two input and two output stages as shown in Figure 2 . And the circuit includes two PMOS and two NMOS devices. The most important feature of this structure is to following of the output currents each other with a phase angle difference of 180 degrees [8] . By using Kirchoff Current Law, it can be seen that output currents follow each other: 
where I B1 and I B2 represent bias currents. 
Second Order Notch Filter
In order to suppress the PLI components from the ECG signals, the notch filter [13] seen in Figure 3 is utilized. The notch filter is constructed using DTMOS based FCS circuit. Transfer function (H) and quality factor (Q) equations of the notch filter are as follows [13] : 
The proposed model is simulated in LTSPICE simulator by using TSMC 0,18μm CMOS technology. Voltage sources, bias currents, and input voltage are chosen as given in Table 1 and aspect ratios of the transistors are given in Table 2 . Simulation results of the proposed model are shown in Figure 4 -7. DC analysis and AC analysis of DTMOS-FCS circuit can be seen in Figure 4 and Figure 5 . Output currents follow each other with phase angle difference of 180 o as expected from the characteristic equation. For AC analysis, power consumption is calculated as 4,95nW. In addition, transconductance is observed as 231,289nΩ -1 ( Figure 6 ) and it can be said from Figure 6 that the filter circuit can be used for approximately 20kHz bandwidth. 
Notch Filter Application of DTMOS-FCS Circuit
The proposed notch filter is operated by using simulator and the frequency response of the filter is given in Figure 7 . Capacitor values of the proposed filter are adjusted to reach the interference frequency. Capacitor values are chosen as; C1 = 210pF and C2 = 2100pF. By means of Equation 7 , Q parameter of notch-filter is calculated as 3. Total harmonic distortion is obtained about 0,12%. Operating frequency of the filter is about 55Hz that is located at frequency range of PLI. Thus, it can be said that this structure can be used to suppress PLI components.
Moreover, it can be inferred from Figure 7 that DTMOS structure also allows to operate at lower frequencies. In the FCS circuit, that doesn't include DTMOS, it will be required higher value capacitances to reach the interference frequency. 
Conclusions
In the conclusion, DTMOS based FCS circuit has low power consumption as 4,95nW and its second order notch filter application is suitable to suppress the power line interference which is a major problem for the ECG signals. It can be said that DTMOS based FCS structure is favourable in terms of lower power consumption and dimension considerations in integrated circuits.
